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Abstract
The design of a VLSI circuit consists of
a description of the circuit in terms of
its components and subcomponents at
various levels of detail To verify that
the layout of a VLSI circuit conforms
to its design one needs to work back
wards from the lowestlevel description
of the circuit and recognize the higher
level components it constitutes This
paper is concerned with the application
of logic programming techniques in the
formal verication of the structural cor
rectness of the VLSI circuit layouts In
particular we review Michael Dukes
Generalized Extraction System GES
that compiles design descriptions into a
set of extraction rules and then study
the benets and the limitations of using
a metainterpreter approach to extrac
tion
 Introduction
The design of a VLSI circuit consists of
a description of the circuit in terms of
its components and subcomponents at
various levels of detail To verify that
the layout of a VLSI circuit conforms to
its design one needs to work backwards
from the lowestlevel description of the
circuit and recognize the higherlevel
components it constitutes In other
words one needs to extract toplevel
components from the transistor netlist
using the design description This pa
per is concerned with the design of a
tool using Prolog 	
  for the formal
verication of the structural correctness
of a VLSI circuit layout with respect to
its design specication
The hierarchical knowledge about
the structure of the circuit can be for
mally dened in Horn logic or a suitable
subset of VHDL 	 that can be mechan
ically translated as Prolog facts and
rules Michael Dukes GES General
ized Extraction System 	  uses this
kind of declarative specication in Pro
log to obtain customized rules for ex
tracting higherlevel components from
the netlist However it is not always
necessary to compile the declarative
specication into the corresponding ex
traction rules In fact we show here
that it is possible to write a simple gen
eral purpose metainterpreter in Prolog
that uses the declarative specication
directly  to perform circuit extraction
thereby eliminating the explicit genera
tion of extraction rules In this paper
we study the metainterpreter consider
its benets and its limitations We also
give a few illustrative examples
 Review of Dukes GES
We briey review GES using an exam
ple from 	
The transistor netlist is represented
as a sequence of facts of the form
pGateDrainSourceXLocYLoc
nGateDrainSourceXLocYLoc
where p resp n designates a ptype
resp ntype transistor An example
CMOS netlist for two invertors with
the output of the rst as the input of







The fact that the source and the






We avoid commutativity rules such as
pGDSXY  pGSDXY as
they lead to nonterminating computa
tions





The extraction rule that recognizes
an inverter in the netlist eliminates the
transistors that construct it and adds a
fact corresponding to the inverter can









The goal fail in the body of the rst
rule ensures that all instances of the
inverter are extracted through back
tracking
The removal of the transistors can be
done using the Prolog builtin retract









In general for every Prolog rule that
describes the structure of a higherlevel
component in terms of its immediate
subcomponents one needs to write a
separate extraction rule This does not
seem very desirable from a practical
standpoint Fortunately it is possible
to automatically translate a rule de
scribing the structure of a component
into the corresponding extraction rule





















For runtime eciency reasons this
approach is satisfactory for lowlevel
components that appear in a device in
large numbers However this kind of
translation is not necessary for higher
level components that are not used mul
tiple times In particular we wish to in
vestigate logic programming techniques
that will use the structuredescribing
rules directly  rather than duplicate the
information through compilation
 The MetaInterpreter
We apply metaprogramming tech
niques to eectively generate the re
quired extraction rules on demand
from the structuredescribing rules
To extract a component we need
to extract each of its subcomponents
recursively  The immediate subcom
ponents are determined by retrieving
the corresponding structuredescribing


















The failpredicate in the rst clause
of extract enables extraction of all oc
currences of a component Further
more before a subcomponent of a com
ponent is extracted a check is made
to establish that all the immediate
subcomponents of the component are
simultaneously present in the netlist
This is done to ensure that the sub
components are extracted irrevocably
in the right context Note also that
in Quintus Prolog the builtin retract
can be used on facts containing only dy
namic predicates
To connect the declarative specica
tion with the metainterpreter the fol
lowing interface rule is added
extractCOMPONENT 
extractCOMPONENT
However this simplisitic approach
does not work in cases where normal
Prolog predicates such as the built
ins or the userdened predicates other
than those that describe the hardware
structure appear in the body of the
structuredescribing rules to impose
certain additional constraints present
in the hardware To illustrate this
point consider the specication of a
tristateinverter containing connectiv
ity constrains as shown  stands for




















To protect the static nonhardware
predicates we introduce a meta
predicate named constraint modify
the invZrule and add another clause

















The correctness of the above meta
interpreter crucially depends on the fol
lowing characteristics of the hardware
specications
  The Prolog facts represent low
level components such as the tran
sistors which are combined to
get higherlevel components The
predicates in the facts and in the
structuredescribing rule heads are
disjoint Furthermore the hard
ware designs considered here ex
hibit a hierachical structure and
so the corresponding rules are
nonrecursive
  Each lowlevel component is a part
of a single higherlevel parent
component In other words a
given fact is not shared by mul
tiple rules whose head and body
are both satised Thus one can
delete a fact representing a sub
component when its parent compo
nent is identied
  The above observations imply that
the programs can be stratied
in such a way that the operation
of replacing a collection of low
level components with an equiva
lent higherlevel component can be
done by deleting all the facts corre
sponding to the former and adding
the fact corresponding to the lat
ter Furthermore this process ter
minates
Overall the metainterpretation
strategy seems exible and reasonably
ecient for higherlevel components
 Conclusions
We studied the application of meta
programming techniques to perform
circuit extraction from the declarative
specication of the hardware compo
nents and the transistor netlist We ar
gued that Dukes approach to compiling
the specication is ecient for lowlevel
components while the metainterpreter
approach advocated here can add ex
ibility to the system for higherlevel
components We also stated the charac
teristics of the hardware specications
that we exploited in our approach
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